Bug 249 - Additional Wishbone B4 peripherals for Libre-SOC (including conversion from patented AXI4)
Summary: Additional Wishbone B4 peripherals for Libre-SOC (including conversion from p...
Status: RESOLVED FIXED
Alias: None
Product: Libre-SOC's first SoC
Classification: Unclassified
Component: Source Code (show other bugs)
Version: unspecified
Hardware: PC Linux
: --- enhancement
Assignee: Luke Kenneth Casson Leighton
URL:
Depends on: 803
Blocks: 175
  Show dependency tree / graph
 
Reported: 2020-03-13 15:11 GMT by Luke Kenneth Casson Leighton
Modified: 2022-10-01 03:02 BST (History)
1 user (show)

See Also:
NLnet milestone: NLNet.2019.10.043.Wishbone
total budget (EUR) for completion of task and all subtasks: 12500
budget (EUR) for this task, excluding subtasks' budget: 0
parent task for budget allocation: 175
child tasks for budget allocation: 468 795 797 801 806
The table of payments (in EUR) for this task; TOML format:

Attachments
Add an attachment (proposed patch, testcase, etc.)

Note You need to log in before you can comment on or make changes to this bug.
Description Luke Kenneth Casson Leighton 2020-03-13 15:11:39 GMT 
Seek out existing (non-streaming) Wishbone Master
and Slave Bus implementations (or implement them if necessary, or convert from AXI4 protocol), provide
formal proof unit tests of their correctness, and add additional example
peripherals.
See https://github.com/cocotb/cocotb/pull/439 in particular